

306  
B1  
Cont'd

373/20

(New) The thin film transistor of Claim 69, the one region and the channel region being elongated, where the channel region is oriented substantially perpendicularly relative to the one region.

338/21

(New) The thin film transistor of Claim 69, the source region and the drain region being oriented parallel relative to one another, the channel region being oriented substantially perpendicularly relative to both the source and drain regions.

391/72

(New) The thin film transistor of Claim 69, the source region and the drain region being provided in different elevational planes, the channel region being disposed elevationally between the source region and drain region.

440/73

(New) The thin film transistor of Claim 72, the source region and the drain region having different thicknesses.

444/74

(New) The thin film transistor of Claim 69, the channel region comprising an annulus encircled by the gate.

78. (New) The thin film transistor of Claim 69, further comprising:  
a first dielectric layer disposed over a semiconductor substrate;  
a gate electrode layer disposed over the first dielectric layer;  
a second dielectric layer disposed over the gate electrode layer and  
having an upper surface; and

File 1.128

$$\begin{array}{r} 43 \\ 48 \\ \hline 76. \end{array}$$

76. (New) The thin film transistor of Claim 75, the variable thickness thin film layer being disposed within the opening and extending outward from the opening and overlying at least a portion of the upper surface.

444  
77.

77. (New) The thin film transistor of Claim 75, at least some of the one region disposed over the upper surface and being thicker than the channel region.

445  
78.

78. (New) The thin film transistor of Claim 75, further comprising a gate dielectric layer within the opening, at least a portion of the gate dielectric layer, in cross-sectional view, being elevationally coincident gate electrode layer.

sub  
BI  
contd

46 yll  
79. (New) A thin film transistor comprising:  
a variable thickness thin film transistor layer, the transistor layer having a thin film channel region, a first thin film source/drain (S/D) region and a second thin film S/D region, the first S/D region having a different thickness than the second S/D region; and

a gate in lateral proximity to the thin film channel region, the gate comprising an annulus which laterally encircles the laterally proximate thin film channel region.

447  
80. (New) The thin film transistor of Claim 79, one of the first thin film S/D region and the second thin film S/D region being disposed elevationally above the thin film channel region, where the one region is thicker than the thin film channel region.

448  
81. (New) The thin film transistor of Claim 80, the one region and the thin film channel region being elongated, and where the thin film channel region is oriented substantially perpendicularly relative to the one region.

449  
82. (New) The thin film transistor of Claim 79, the first thin film S/D region and the second thin film S/D region being oriented parallel relative to one another, the thin film channel region being oriented substantially perpendicularly relative to both the first and second thin film S/D regions.

530  
83. (New) The thin film transistor of Claim 79, the first thin film S/D region and the second thin film S/D region being provided in different elevational planes, the channel region being disposed elevationally between the first and second thin film S/D regions.

531  
84. (New) The thin film transistor of Claim 79, one of the first thin film S/D region and the second thin film S/D region being provided elevationally above the other of the first thin film S/D region and the second thin film S/D region, the one region being thicker than the other region.

532  
85. (New) The thin film transistor of Claim 79, further comprising:  
a first dielectric layer disposed over a semiconductor substrate;  
a gate layer disposed over the first dielectric layer;  
a second dielectric layer disposed over the gate layer and having an upper surface; and  
an opening extending through the second dielectric layer, the gate layer and the first dielectric layer, the opening, in cross-sectional view, having opposing sidewalls and a bottom disposed between the opposing sidewalls, the thin film transistor being disposed within the opening and over the upper surface.

553  
86. (New) The thin film transistor of Claim 85, one of the first thin film S/D region and the second thin film S/D region being provided having at least a portion overlying the upper surface and the other of the first thin film S/D region and the second thin film S/D region being provided having at least a portion overlying the bottom of the opening, the one region being thicker than the other region.

554  
87. (New) The thin film transistor of Claim 85, further comprising a gate dielectric layer disposed within the opening adjacent the opposing sidewalls, where the thin film transistor layer is disposed over the gate dielectric layer.

555  
88. (New) The thin film transistor of Claim 87, the gate dielectric layer being an annulus received in the opening, the annulus having a top disposed elevationally below the upper surface.

sub 131  
Cont'd

57  
88. (New) A thin film transistor comprising:

- a first dielectric layer disposed over a semiconductor substrate;
- a gate electrode layer disposed over the first dielectric layer;
- a second dielectric layer disposed over the gate electrode layer and having an upper surface;

- an opening extending from the upper surface to the semiconductor substrate, the opening, in cross-sectional view, having opposing sidewalls;

- a gate dielectric layer disposed over a portion of the sidewalls as an annulus, the annulus having a top disposed elevationally below the upper surface; and

- a channel region disposed within the opening, operably adjacent the gate dielectric layer.

57  
89. (New) The thin film transistor of Claim 89, further comprising one of a first diffusion region and a second diffusion region disposed over the upper surface and the channel region.

57  
90. (New) The thin film transistor of Claim 89, further comprising one of a first diffusion region and a second diffusion region disposed over the upper surface and the channel region and the other of the first diffusion region and the second diffusion region disposed elevationally below the channel region.

57  
91. (New) The thin film transistor of Claim 74, wherein the channel region essentially fills the opening.

Sub  
B1  
Control  
Rule 112b

66  
83.

(New) The thin film transistor of Claim 74, wherein the channel region essentially fills the opening and further comprising one of a first diffusion region and a second diffusion region disposed over the upper surface and the channel region and the other of the first diffusion region and the second diffusion region disposed elevationally below the channel region.

---

09920979.080101